Abstract-A new hybrid modeling method is proposed for the chip-package comodeling and coanalysis. This method is designed to investigate the simultaneous switching noise (SSN) coupling paths and effects on the dc output voltage offset of the operational amplifier (OpAmp). It combines an analytical model of the circuit with a power distributed network (PDN) and interconnection models at the chip and package substrate. In order to validate the proposed model, CMOS OpAmp was fabricated using TSMC 0.25 µm. Then the dc output offset voltage of the OpAmp was measured by sweeping the SSN frequency from 10 MHz up to 3 GHz. It was successfully demonstrated that the experimental results are consistent with the predictions generated using the proposed model. We also confirmed that the dc offset voltage is strongly dependent on the SSN frequency and the PDN impedance profile of the chip-package hierarchical PDN. It shows the necessity for the chip-package comodeling and simulation of the system-in-package designs.
I. INTRODUCTION

R
ECENTLY, system-in-package (SiP) has emerged as the most promising semiconductor system solution for compact mixed-mode systems, because the SiP can integrate digital processing, memory, sensors, radio-frequency (RF) chips, and passive devices into a tiny package [1] - [3] . While the package size has been scaled down, operating clock frequencies and input/output switching speeds have been increasing [4] . This technical trend causes significant noise generation, which has become the most critical consideration when designing chips and the package interconnections. The major noise coupling source is simultaneous switching noise (SSN) [5] - [7] . The SSN can be easily coupled to noise sensitive circuits, resulting in severe degradation of performance and reliability [8] .
The operational amplifier (OpAmp) is the most commonly used circuit among analog blocks such as analog-digital con-verters (ADCs), digital-analog converters (DACs), and active filters, which are essential building blocks of analog electronics. One of the most crucial properties of the OpAmp is the dc output voltage offset. The most probable mechanism of the dc output voltage offset is RF interference (RFI) [9] , [10] . The RFI that causes the dc output voltage offset of the OpAmp is most likely produced by the SSN coupling to the power distributed networks (PDNs) and the input path of the OpAmp. Consequently, it is essential to investigate the SSN coupling paths.
Previous reports analyzed the RFI susceptibility without considering SSN generation processes or noise coupling paths in the chip and package. These previous studies used a Volterra series model or analytical models to estimate the dc output offset voltage by assuming that the RFIs were added in the form of sinusoidal waves with a uniform amplitude and phase [11] - [14] ; this is not practical, especially when the analog chip with the OpAmp is mounted on a multilayer package substrate. Usually, the package-level interconnections produce electromagnetic resonances due to the planar cavity structure of the PDN and parasitic elements of the interconnections [15] .
In this paper, we propose a new hybrid modeling method based on a chip-package co-modeling approach to evaluate the SSN coupling effects. It combines an analytical circuit model of the dc output offset voltage in the OpAmp with models of the on-chip and off-chip PDN and the interconnections. Through the hybrid modeling process, we can analyze the SSN coupling paths and estimate the dc output offset voltage. The proposed hybrid model, which combines the two models, enables efficient and integrated coanalysis of signal integrity and power integrity of the chips and the package-level interconnections in the SiP. It can also provide accurate estimations of the RFI susceptibility and requires a much shorter simulation time than conventional 3-D full-wave simulations.
Using the proposed modeling method, we have analyzed two dominant SSN coupling paths. The first SSN coupling path is the direct SSN coupling to the power supply of the OpAmp circuit through the hierarchical chip and package PDN. The second SSN coupling path is the SSN coupling to the input of the OpAmp through a via transition in the package substrate. The via transition makes a signal trace exchange its reference planes from the ground plane to the power plane [16] - [18] . In this study, these two coupling paths were modeled based on the transmission-line matrix (TLM) method and a distributed circuit modeling approach [19] - [21] . (b) Cross-sectional view of an SiP to describe the two SSN coupling paths from a digital chip to an analog chip though the package substrate of the SiP. Port 1 is the location between power and ground of the digital noise source. Port 2 is located between power and ground on the on-chip power/ground ring of the OpAmp. Port 3 is assigned between the signal input (v in +) and ground of the OpAmp.
In order to validate the proposed hybrid model, we have designed a CMOS negative-feedback OpAmp chip and a package substrate. Then, we successfully demonstrated that the experimental results coincide with the expectations by the proposed model. It is also clear that both the estimated and measured dc output offset voltages exhibit a distinct frequency dependency, which shows the high-frequency electromagnetic interaction of the OpAmp circuit with the package-level PDN and interconnections. These results demonstrate the necessity of the chippackage comodeling and analysis of the SiP.
II. MODELING OF CHIP-PACKAGE PDN TO ESTIMATE
SSN COUPLING TO THE OPAMP Fig. 1 illustrates the conceptual diagram of two dominant SSN coupling paths to an OpAmp circuit mounted on an SiP substrate. Path 1 is the propagation path constructed by the direct coupling to the power supply of the OpAmp (v sp,SSN ) through a hierarchical on-chip and off-chip PDN. Path 2 is the SSN coupling path to the input of the OpAmp (v in,SSN ) by a via transition of the input signal trace for the OpAmp (v in,SSN ) circuit when the input signal trace exchanges its reference planes in the multilayer package substrate of the SiP. In order to understand and estimate the SSN coupling to the OpAmp for each path, we have modeled each component, as described in Fig. 2 . For Fig. 2 . Model blocks of the two SSN coupling paths. Port 1 is defined as an SSN source generated by the switching current of digital circuits in the digital chip on the SiP, while port 2 is assigned as the on-chip power supply of the OpAmp in the analog chip on the SiP. Port 3 is designated as the input of the OpAmp inside the analog chip and the reference. Port 4 is located between the output and reference (ground). path 1, models of power/ground planes of the package substrate, bonding wires for power/ground, and power/ground rings of the chip, while path 2 needs models of the hierarchical PDN, microstrip line, through-hole via, bonding wires, and on-chip metal line. The solid arrow line and the dashed arrow line represent the connection between two modeling components.
A. Modeling of SSN Coupling Path 1: SSN Coupling to Power Supply of OpAmp
The model components of path 1 are on-package PDN, onchip PDN, and bonding wires. First, the package substrate that consists of four layers has a size of 4 cm × 9 cm. In order to model the multilayer cavity of the package substrate, we have used a balanced TLM method [15] . R p , L p , G p , and C p model parameters are calculated using the dimensions of the unit cell and the material constants, as referred in [19] - [21] .
The second part of the models is the on-chip PDN model shown. On-chip PDN consists of a power/ground ring pair, onchip decoupling capacitors, and MOSFETs. The top metal layer (M5) of the chip is used for the ground ring, and the metal layer 4 (M4) is for the power ring.
Also, we designed and modeled an NMOS type 144 pF decoupling capacitor for the OpAmp. The model of the unit NMOScap (1 pF) is composed of an oxide capacitor and a series resistor (equivalent series resistance, ESR), while the ESR of the unit NMOScap is 115 Ω. Capacitance and resistance model parameters of the unit NMOScap can be derived, as referred in [22] . In addition, equivalent circuit models of the CMOS transistor used in the OpAmp circuit are needed because the on-chip power supply is connected to the nodes of the CMOS transistor through the on-chip PDN of model block 2. The equivalent circuit model is the modified conventional equivalent circuit model shown in [23] . It is also used in Sections III and IV.
The last part of the model is a wire-bond model; on-package PDN and on-chip PDN are connected using the bond wires. A bond wire can be modeled as an inductor whose value is derived using its diameter, height, and length [24] . A summary of the total model parameters and values in the SSN coupling path 1 are listed in Table I .
B. Modeling for SSN Coupling Path 2: SSN Coupling to Input of the OpAmp Through a Via Transition at Package Substrate
To describe the SSN coupling mechanism through SSN coupling path 2, as shown in Figs. 1 and 2 , we have designed models of the on-chip and off-chip PDN, the signal line on the package substrate, a signal via that exchanges its reference plane in the package substrate, and CMOS transistors of the OpAmp. Models of the CMOS circuit, and the on-chip and off-chip PDN have already been introduced in the previous paragraph. The equivalent circuit model of the microstrip line is represented using the balanced TLM method, as referred in [15] .
Since the chips are mounted on the top surface of the package substrate and the solder balls are mounted on the bottom surface of the package substrate, a through-hole via is an inevitable interconnection structure. Unfortunately, this results in a reference plane exchange from the power plane of Layer 3 to the ground plane of layer 2. This can cause a serious SSN coupling from the power/ground plane cavity to the signal via [15] - [18] . Model parameters of the microstrip line and a through-hole via for SSN coupling path 2 are listed in Table II .
III. ESTIMATION OF SSN COUPLING THOUGH TWO PATHS
The SSN coupling effect can be fully anticipated by the product of the SSN source characteristics and the transfer impedance of the SSN coupling paths of path 1 and path 2. Port 1 is defined as an excitation point of the SSN source in the SiP and port 2 is located between the power and the ground of the on-chip OpAmp circuit. Port 3 is assigned as the input of the OpAmp. The dashed line shown in Fig. 5 presents the calculated transfer impedance Z 21 . From the transfer impedance Z 21 , we can predict the SSN coupling effect onto the on-chip power supply of the OpAmp at port 2. Based on these resonance frequencies, the Z 21 curve can be divided into five different regions (I, II, III, IV, V). Initially at region I, the slope of the Z 21 curve is mainly affected by the electrical series inductance (ESL) of the bulk capacitors mounted on the package substrate near port 1. As the frequency is over 160 MHz, the major model parameter determining the Z 21 curve is C total . C total includes the capacitances of on-chip and package. Since the Z 21 curve increases proportionally to the bonding wire inductance and the frequency, the Z 21 curve is dominated by the bonding wire inductance in region III. In region IV, the impedance of the Z 21 curve is reduced with the help of the on-chip decoupling capacitor with negative slope. This means that the on-chip decoupling capacitor can suppress the Z 21 impedance in this frequency range of region IV. The on-chip decoupling capacitors also suppress the magnitude of the cavity resonance peaks of the region V.
Similarly, we can estimate the SSN coupling effect through the SSN coupling path 2 to the input of the OpAmp circuit (port 3). Z 31 is presented in the solid graph of Fig. 5 . The Z 31 curve exhibits similar features to the Z 21 curve viewed in the resonance frequencies. The Z 31 curve is heavily affected by the PDN impedance profile at the location of the through-hole via transition on the multilayer package substrate. The SSN is coupled to the input signal line of the OpAmp (at port 3) from the package-level PDN since the reference planes are exchanged and the return current path is disconnected at the through-hole via transition. The level of Z 31 is highly affected by PDN impedance at the position of the reference changing vias. Especially in region V over gigahertz frequencies, the level of the Z 31 is higher than that of the Z 21 curve, because high impedance of bonding wires blocks the effect of the on-chip decoupling capacitors to suppress PDN impedance at high frequency. Therefore, path 2 is not influenced by the on-chip decoupling capacitors in the region V, while the path 1 is influenced by the on-chip decoupling capacitor in the on-chip PDN of the OpAmp to suppress the noise coupling. While the levels of Z 21 and Z 31 are different, they have almost same resonance frequencies in the region V. If inductance of bonding wires is small and onchip decoupling capacitors has large capacitance, the cavity 
IV. ANALYTICAL MODEL OF THE DC OUTPUT OFFSET VOLTAGE IN THE OPAMP BASED ON CIRCUIT-LEVEL ANALYSIS
A. DC Current Balance of I 1 and I 2 by Feedback (I 1 = I 2 ) Fig. 6 shows a detailed schematic of the OpAmp. DC offset voltages of ∆V inoff and ∆V dcoffset are inversely controlling the current of I 2 through M 2 , so that ∆V inoff can compensate the difference of the dc drain current I 1 and I 2 . Therefore, the feedback configuration of the circuit can negate the dc current imbalance of I 1 and I 2 , in order to equalize currents I 1 and I 2 , resulting in a balanced current between I 1 and I 2 [9] . It is obvious that current I 9 equals current I 10 because transistors M 9 and M 10 have the same bias voltage. I 9 is the sum of I 1 and I 3 , and I 10 is the sum of I 2 and I 4 . As a result, if we consider a case when I 1 is larger than I 2 , I 3 should become smaller than
Thus, in the case when I 1 is larger than I 2 , I 4 becomes larger than I 6 . Then, the feedback dc current, ∆I f = I 4 − I 6 , is conducted through the feedback resister R 2 and R 1 , resulting in positive ∆V inoff and ∆V dcoffset voltages. Then, it increases the current I 2 , and balances the currents I 1 and I 2 . As a consequence, it can be said that the feedback configuration in the OpAmp generates the condition where I 1 = I 2 [9] .
Imbalance between I 1 and I 2 is due to the difference between v gs1 and v gs2 , which is caused by the imbalance effect of the SSN coupling to M 1 and M 2 due to the difference in termination between M 1 and M 2 , such as additional loading of R 1 //R 2 at M 2 . First, the drain current I 1 and I 2 of M 1 and M 2 will be derived. The current of the drain node at the CMOS transistor is expressed using (1) [23] 
where µ is mobility of electron or hole and C ox means the oxide capacitance. W and L are the width and length of gate of CMOS, respectively. Since the SSN coupled noise can be expressed as an ac noise signal, the gate-source voltage can be represented as the sum of a dc bias signal, V GS , and an ac coupled noise signal, v gs , as described in
We use (3) to simplify the equations, while V T is the dc voltage difference between the dc bias voltage of the gatesource and the threshold voltage of the MOS transistor. The ac coupled noise of the gate-source voltage is a sinusoidal wave as shown in (4) . V gs (ω) is the Fourier transform of the v gs .(ω) is the angular frequency of the SSN coupled noise signal. Therefore, the drain current is expressed as follows:
(5) The drain current can be divided into three current components. Three current components are the dc bias current (I D ) component in (6), the dc current (I d ) component in (7) produced by the ac SSN coupling and nonlinearity of the CMOS transistor, and ac currents (i d ) component in (8):
The dc current components I 1 and I 2 flowing through the drain nodes of at M 1 and M 2 can be rewritten as
As we have derived in the previous paragraph, dc current I 1 and I 2 are balanced by the feedback configuration of the OpAmp
(10) Therefore, if the SSN coupling effect to the transistor M 1 and M 2 in the OpAmp circuit is not same, in other words, if |V gs1 (ω)| is not equal to |V gs2 (ω)|, we find that difference between gatesource voltages of M 1 and M 2 can create the dc voltages offsets at the input and output nodes of the OpAmp as shown
C. Gate-Source Voltage to Induce the DC Offset Voltage
Fig . 7 shows the small signal equivalent circuit model of the OpAmp to induce v gs1 (t, θ) and v gs2 (t, θ) affected by the power supply noise (v sp,SSN ), and input noise (v in,SSN ) caused by the SSN coupling. v sp,SSN and v in,SSN are indicated in Fig. 2(a) . In Fig. 7 , R S is the output resistance of the current source, and C S is the summation of C bs1 , C bs2 , C ds1 , C ds2 , C ds0 , and C L . Each junction capacitor is determined by physical dimensions [25] .
For a standard twin-well CMOS technology process, nchannel MOS transistors are laid out in a p-well. Thus, parasitic reverse junction capacitors, C bs1 and C bs2 , are connected between the source node and ground node of M1 and M2 [8] , [9] . C ds1 and C ds2 are the modification capacitances for the Miller effect [23] . C ds0 is the junction capacitor between drain and source node of M0. C L is parasitic capacitance induced by the layout of the transistors. C ps is the reverse polarized junction capacitor. Since C gs1 equals to C gs2 and g m1 is same as g m2 , we can represent C gs1 and C gs2 as C gs . g m1 and g m2 are defined as g m . Therefore, the gate-source voltages of M 1 and M 2 caused by the power supply noise v sp,SSN (t) are represented by (14) and (15) , shown at the bottom of this page.
1) Equations of the Gate-Source Voltage of M1 and M2 by the Power Supply Noise
2) Equations of the Gate-Source Voltage of M1 and M2 by the Input Noise v in,SSN (t):
We obtain the gate-source voltage v gs1 (t)| in,SSN and v gs2 (t)| in,SSN with Fig. 7(b 
From (16), we obtain the gate-source voltages of M 1 and M 2 , as represented by the following equations:
3) Total Gate-Source Voltages of M1 and M2 by the Power Supply Noise v sp,SSN (t) and the Input Noise v in,SSN (t):
The total the gate-source voltages of M 1 and M 2 by v sp,SSN and v in,SSN are obtained from the previously derived equations in Sections IV-C1 and C2., including (14), (15), (17), and (18) . To describe these equations of the gate-source voltage in the time domain, we have the following equations:
where θ 1 and θ 2 are phases of the gate-source voltage, if the phase of noise source, v SSN , is 0 • .
D. Analytical Equations to Estimate the DC Output Offset Voltage
The dc current of the drain is rewritten as (23) . Here, n is the number of MOS transistors
Therefore, I 1 and I 2 can be represented by the following equation: When the gate-source voltages of M 1 and M 2 are different, dc voltages (V T 1 , V T 2 ) of M 1 and M 2 should be changed to equalize I 1 and I 2 , (I 1 , I 2 = I B /2), which is the balance condition. Therefore, the relation described next exists
Accordingly, the input offset voltage from (11) , ∆V inoff , is given by
From (24), V T 1 can be rewritten as a form of (28). Then, we can obtain (29) of the dc input offset voltage ∆V inoff by substituting (28) into (27) as follows:
Finally, the dc output offset voltage is represented as (30), which is the function of the gate-source voltage of M 1 and M 2
(30) Now, we have the equation for the dc output offset voltage by substituting (21) and (22) into (30). Fig. 8 shows the calculated dc output offset voltage using (30), when the noise sources with 100 mV p−p amplitude of v sp,SSN and v in,SSN are assigned.
It is clear that the amount of dc offset voltage is dependent on the frequency of the SSN noise. This graph in Fig. 8(a) can be divided into three regions based on the dominant mechanism that creates the dc voltage offset. The dc output offset voltage is dominantly affected by the power supply, v sp,SSN (t), in region I (from low frequency to about 300 MHz). At several megahertz, the effect of junction capacitors is slight. As the frequency increases, the voltage difference between two junction capacitors, C gs1 and C gs2 , gains. When the frequency is over 100 MHz, CMOSs that configure current sources filter out the power supply noise. In region II, both v sp,SSN (t) and v in,SSN (t) generate the dc output voltage offset. It smoothly increases in this region because of the input noise v in,SSN (t). This is caused by the voltage difference between v gs1 and v gs2 rise depending on the frequency. In Region III, the effect of the input noise is dominant, and the effect of the power supply is negligible. It should be reiterated that Fig. 8 is the response of the OpAmp circuit and is obtained without consideration of the chip and package-level PDN or the interconnection models in path 1 and path 2.
V. HYBRID MODEL OF THE DC OUTPUT OFFSET VOLTAGE
A. Combination of PDN and Interconnection Models and the Analytical Model
In this section, we propose a complete hybrid model to estimate the dc output voltage offset of the OpAmp by combining both package-level PDN and interconnection models through the SSN coupling path 1 and path 2, as proposed in Section II with the analytical circuit model of the OpAmp circuit and as suggested in Section IV.
It will be demonstrated that when we include the packagelevel PDN and interconnection models through the SSN coupling paths 1 and 2, completely different frequency dependence behavior of the dc output voltage offset is observed in both the simulation and measurements compared to the curves in Fig. 8 . As indicated in Section IV, the dc output offset voltage ∆V dcoffset is dependent on the gate-source voltages, v gs1 and v gs2 , of M 1 and M 2 . Furthermore, v gs1 and v gs2 of M 1 and M 2 are determined by the power supply noise and the input noise. Therefore, the dc output offset voltage is a function of the frequency (f SSN ) of the SSN source at the package, v in,SSN (t) and v sp,SSN (t) as in the following equation:
Here, v in,SSN (t) and v sp,SSN (t) can be induced by multiplying I SSN with Z 21 and Z 31 . I SSN is the current induced by the SSN voltage in the package, as illustrated in Fig. 2(a) . We have expressions for the V sp,SSN and V in,SSN in terms of V SSN described as follows: Fig. 9 graphically shows the power supply noise and the input noise on the chip, and the coupling ratio. 
B. Experimental Verification and Analysis of the Proposed Hybrid Model
In order to verify the hybrid model of the dc output offset voltage, we designed and fabricated a test package and tested a CMOS OpAmp chip, as shown in Fig. 10 . Fig. 10 shows the measurement setup. The noise source is imported at the corner of the package substrate using the bias T and the signal generator. The dc output offset voltage is measured using high-Z probe on the pads of the package substrate. We applied a sinusoidal wave source, v SSN , with a 100 mV p−p amplitude, which mimics a SSN source in a package substrate.
In order to interpret the characteristics of the graph in Fig. 11 , we analyze the correlation between the dc output offset voltages, using the curves in Figs. 8 and 9 . The SSN coupling coefficient (Z 21 /Z 11 ) presents the transfer function through the SSN coupling path 1, while the SSN coupling coefficient (Z 31 /Z 11 ) expresses the transfer function through the SSN coupling path 2, as illustrated in Fig. 2(a) . This is because v sp,SSN and v in,SSN are related to Z 21 /Z 11 and Z 31 /Z 11 . The previous analysis [10] - [14] of the dc offset voltage of the OpAmp does not include the SSN coupling coefficients of Fig. 9 . As a result, the calculated dc offset voltage in Fig. 11 is the reflection of the SSN coupling coefficients in Fig. 9 depending on the structure of the hierarchical PDN and interconnections. In other words, Fig. 11 has explicit footprints of the SSN coupling coefficients of Fig. 9 and the circuit-level analysis of Fig. 8 . The SSN coupling coefficients shown in Fig. 9 (a) and (b) are acquired using the modeling parameters through the SSN coupling paths 1 and 2, respectively. Meanwhile, the curve in Fig. 11 includes the SSN coupling effect through paths 1 and 2 together.
The remarkable peaks of the dc output offset voltage at 100 and 900 MHz can be explained by the frequency response of the OpAmp in Fig. 8 and the resonance peaks in the SSN coupling coefficients in Fig. 9 . In order to interpret Fig. 9 , we need to analyze Fig. 11 , which is divided into three regions in a similar manner to Fig. 8 in Section IV. As discussed previously regarding Fig. 8 , the dominant path up to 400 MHz (region I) is path 1. The maximum coupling noise is at 200 MHz due to a resonance of the hierarchical PDN. However, the dc output offset voltage (only circuit-level analysis) in Fig. 8 has a maximum offset voltage at 100 MHz. According to Fig. 8 , when the coupled noises are the same at 100 and 200 MHz, the dc output offset voltage at 100 MHz is remarkably larger than that at 200 MHz. Even if the coupling noise at 200 MHz is larger than that at 100 MHz, the OpAmp filters the coupled noise at frequency greater than 100 MHz. Therefore, the ∆V dcoffset at 100 MHz is conspicuous. Both path 1 and path 2 generate the dc output offset voltage from 400 MHz up to 1 GHz. According to Fig. 8 (circuit-level analysis), the dc output offset voltage smoothly increases depending on the frequency of the coupled noises. The coupled SSN at 400 MHz is relatively larger than other frequencies. Therefore, ∆V dcoffset has a maximum value at 400 MHz in region II. At the other frequencies in region II, ∆V dcoffset increases with a positive slope because of the frequency characteristics of OpAmp, as shown in Fig. 8 . Another reason is that there is only one resonance of the hierarchical PDN at 400 MHz in region II. These peaks of the SSN coupling coefficient curves occur at the resonance frequencies of the hierarchical PDN in the chip and package levels. In region III (from 1 to 3 GHz), Fig. 11 shows the peak value at 1 and 1.6 GHz. The dominant path in region III is path 2. v sp,SSN does not affect the dc output offset voltage any more. According to the circuit-level analysis shown in Fig. 8 , the ∆V dcoffset smoothly increases in the region III. It is obvious that ∆V dcoffset follows the frequency characteristic of the SSN coupling coefficient (Z 31 /Z 11 ), as shown in Fig. 9(b) in this region. The coupling ratio has a resonance at 1 GHz. In addition, it has another resonance at 1.6 GHz, which is less than the resonance at 1 GHz. Consequently, ∆V dcoffset peaks at 1 and 1.6 GHz as it follows the SSN coupling coefficient (Z 31 /Z 11 ). These peaks of the SSN coupling coefficient curve occur at the resonance frequencies of the PDN in the package levels. In other words, the SSN coupling problems become noteworthy when the SSN frequencies are coincident with the PDN resonance frequencies.
From Fig. 11 , it is notable that the dc output offset voltage is determined not only by the frequency response of the OpAmp, as shown in Fig. 8 , but also by the coupling coefficient (Z 21 /Z 11 and Z 31 /Z 11 ) of the hierarchical PDN in the chip and package, as shown in Fig. 9 . This fact emphasizes the need for chippackage comodeling and simulation when estimating the effect of the SSN in an SiP.
VI. CONCLUSION
We proposed and verified a new hybrid modeling method for the efficient chip-package comodeling and cosimulation process. The proposed approach was applied to evaluate the SSN coupling effect onto the input paths and onto the power supplies of the OpAmp circuit in the SiP. It combines an analytical circuit model of the dc output offset voltage in the OpAmp circuit with the on-chip and off-chip PDN and interconnection models in a hybrid manner. Hence, the proposed approach can completely incorporate the interconnection characteristics and interactions of signal paths, power supply paths, and return current paths in both chip-level circuits and package-level structures.
The models and simulations were successfully verified with a series of dc output offset voltage measurements of the OpAmp circuit with respect to the frequency variation of the SSN source. These studies confirmed that the dc output offset voltage is correlated not only to the analysis of the on-chip OpAmp circuit, but also to the frequency dependent SSN coupling coefficients at the package-level PDN and interconnections. Furthermore, we prove that there is a remarkable difference in the simulation results when the PDN and interconnection models are considered compared to the simulation results obtained only using the conventional circuit-level analysis. This further supports the necessity of the chip-package comodeling, simulation, and analysis.
Usually, cosimulation for signal integrity or power integrity analysis of the chip and package together takes a relatively long time and requires extensive computational resources. Accordingly, it has not been feasible to simulate the circuit properties and the characteristics of chip-package PDN simultaneously. The proposed hybrid model successfully enables efficient coanalysis of noise susceptibility, signal integrity, and power integrity of the chips and the package substrate. Additionally, it should be reiterated that this model offers a shorter simulation time and an accurate estimation of the RFI susceptibility. Proposed modeling and analysis approaches can be further applied to the studies on the effect of the SSN coupling on other noise sensitive circuits in the SiP.
APPENDIX
A. Modeling Parameters for Path 1
The equations for model parameters summarized in Table I 
RM4 and RM5 are derived using (33).
B. Modeling Parameters for Path 2
The equations for model parameters summarized in Table II 
